




# Bandes



# Charges




# Champ électrique




Après introduction de charges fixes positives à l'interface:

	Augmente	Diminue	Reste fixe
Potentiel de surface $\psi_s$			<del>Reste fixe</del>
Charges d'espace dans la zone de déplétion			<del>Reste fixe</del>
Champ électrique dans l'oxyde		<del>Diminue</del>	
Charges dans le métal		<del>Diminue</del>	
Tension électrique sur le métal (Tension de threshold $V_T$ )		<del>Diminue</del>	


# Situation de depart sans ion dans l'oxyde



# Ions positifs dans l'oxyde



**Réduction du threshold**



$$N_A = 10^{17} \text{ cm}^{-3}$$

$$\epsilon_{\text{ox}} = 4$$


$$d_{\text{ox}} = 10 \text{ nm}$$

$$|Q_{sc,th}| = 1.6 \cdot 10^{-15} \text{ [C / } \mu\text{m}^2 \text{]}$$

$n = 1.27$  dans les trois cas


$$V_T = V_{T0} - \frac{Q_{ion}}{C_{ox}}$$

Field Oxide




$d_{ox} \nearrow$        $V_T \nearrow$

Channel stop




$p \nearrow$        $V_T \nearrow$

High K




$\epsilon_{ox} \nearrow$        $V_T \searrow$

Floatgating gate memory




$\ominus \ominus \nearrow$        $V_T \nearrow$

ISFET




$\sim -$        $V_T \nearrow$   
 $\sim +$        $V_T \searrow$

Ion implant






$+$        $V_T \searrow$   
 $-$        $V_T \nearrow$




$$C_{mos,th} = \frac{C_{ox} \cdot C_{B,th}}{C_{ox} + C_{B,th}} = C_{ox} \cdot \frac{C_{B,th}/C_{ox}}{1 + C_{B,th}/C_{ox}}$$

$$C_{mos,th} = C_{ox} \cdot \frac{n-1}{n} = 7 [pF]$$








## XOR avec 8 transistors

(voir script)

L'inverseur final sert à isoler la sortie de l'entrée !


A	B		OUT
0	0	1	0
1	0	0	1
0	1	0	1
1	1	1	0

XNOR XOR



XOR: 8 transistors et isolation


XNOR: 6 transistors sans isolation





XNOR: 8 transistors et isolation

XOR: 6 transistors sans isolation

PMOS



NMOS




(voir script) AOI-21  $\rightarrow$   $\overline{[(A \text{ et } B) \text{ ou } C]}$

And-Or-Invert

	A	B	C	AOI-21
	0	0	0	1
	0	0	1	0
	0	1	0	1
OR	0	1	1	0
	1	0	0	1
	1	0	1	0
AND	1	1	0	0
	1	1	1	0

# Layout AOI-21 «And-Or-Invert»



Weste/Harris, « CMOS VLSI design », Addison-Wesley